Files
@ 8f02a0213d08
Branch filter:
Location: therm/libraries/STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h - annotation
8f02a0213d08
16.6 KiB
text/plain
Added gpio, spi, and clock init. May need to swap stdperiph to the one thrown out by the cube
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 | be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 be6c0feb9b98 | /**
******************************************************************************
* @file stm32f0xx_flash.h
* @author MCD Application Team
* @version V1.4.0
* @date 24-July-2014
* @brief This file contains all the functions prototypes for the FLASH
* firmware library.
******************************************************************************
* @attention
*
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
*
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
* You may not use this file except in compliance with the License.
* You may obtain a copy of the License at:
*
* http://www.st.com/software_license_agreement_liberty_v2
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*
******************************************************************************
*/
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __STM32F0XX_FLASH_H
#define __STM32F0XX_FLASH_H
#ifdef __cplusplus
extern "C" {
#endif
/* Includes ------------------------------------------------------------------*/
#include "stm32f0xx.h"
/** @addtogroup STM32F0xx_StdPeriph_Driver
* @{
*/
/** @addtogroup FLASH
* @{
*/
/* Exported types ------------------------------------------------------------*/
/**
* @brief FLASH Status
*/
typedef enum
{
FLASH_BUSY = 1,
FLASH_ERROR_WRP,
FLASH_ERROR_PROGRAM,
FLASH_COMPLETE,
FLASH_TIMEOUT
}FLASH_Status;
/* Exported constants --------------------------------------------------------*/
/** @defgroup FLASH_Exported_Constants
* @{
*/
/** @defgroup FLASH_Latency
* @{
*/
#define FLASH_Latency_0 ((uint32_t)0x00000000) /*!< FLASH Zero Latency cycle */
#define FLASH_Latency_1 FLASH_ACR_LATENCY /*!< FLASH One Latency cycle */
#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_Latency_0) || \
((LATENCY) == FLASH_Latency_1))
/**
* @}
*/
/** @defgroup FLASH_Interrupts
* @{
*/
#define FLASH_IT_EOP FLASH_CR_EOPIE /*!< End of programming interrupt source */
#define FLASH_IT_ERR FLASH_CR_ERRIE /*!< Error interrupt source */
#define IS_FLASH_IT(IT) ((((IT) & (uint32_t)0xFFFFEBFF) == 0x00000000) && (((IT) != 0x00000000)))
/**
* @}
*/
/** @defgroup FLASH_Address
* @{
*/
#ifndef STM32F072
#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0800FFFF))
#else
#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0801FFFF))
#endif /* STM32F072 */
/**
* @}
*/
/** @defgroup FLASH_OB_DATA_ADDRESS
* @{
*/
#define IS_OB_DATA_ADDRESS(ADDRESS) (((ADDRESS) == 0x1FFFF804) || ((ADDRESS) == 0x1FFFF806))
/**
* @}
*/
/** @defgroup FLASH_Option_Bytes_Write_Protection
* @{
*/
#if !defined (STM32F072) && !defined (STM32F091)
#define OB_WRP_Pages0to3 ((uint32_t)0x00000001) /* Write protection of page 0 to 3 */
#define OB_WRP_Pages4to7 ((uint32_t)0x00000002) /* Write protection of page 4 to 7 */
#define OB_WRP_Pages8to11 ((uint32_t)0x00000004) /* Write protection of page 8 to 11 */
#define OB_WRP_Pages12to15 ((uint32_t)0x00000008) /* Write protection of page 12 to 15 */
#define OB_WRP_Pages16to19 ((uint32_t)0x00000010) /* Write protection of page 16 to 19 */
#define OB_WRP_Pages20to23 ((uint32_t)0x00000020) /* Write protection of page 20 to 23 */
#define OB_WRP_Pages24to27 ((uint32_t)0x00000040) /* Write protection of page 24 to 27 */
#define OB_WRP_Pages28to31 ((uint32_t)0x00000080) /* Write protection of page 28 to 31 */
#define OB_WRP_Pages32to35 ((uint32_t)0x00000100) /* Write protection of page 32 to 35 */
#define OB_WRP_Pages36to39 ((uint32_t)0x00000200) /* Write protection of page 36 to 39 */
#define OB_WRP_Pages40to43 ((uint32_t)0x00000400) /* Write protection of page 40 to 43 */
#define OB_WRP_Pages44to47 ((uint32_t)0x00000800) /* Write protection of page 44 to 47 */
#define OB_WRP_Pages48to51 ((uint32_t)0x00001000) /* Write protection of page 48 to 51 */
#define OB_WRP_Pages52to55 ((uint32_t)0x00002000) /* Write protection of page 52 to 55 */
#define OB_WRP_Pages56to59 ((uint32_t)0x00004000) /* Write protection of page 56 to 59 */
#define OB_WRP_Pages60to63 ((uint32_t)0x00008000) /* Write protection of page 60 to 63 */
#define OB_WRP_AllPages ((uint32_t)0x0000FFFF) /*!< Write protection of all Sectors */
#define IS_OB_WRP(PAGE) (((PAGE) != 0x0000000))
#else
#define OB_WRP_Pages0to1 ((uint32_t)0x00000001) /* Write protection of page 0 to 1 */
#define OB_WRP_Pages2to3 ((uint32_t)0x00000002) /* Write protection of page 2 to 3 */
#define OB_WRP_Pages4to5 ((uint32_t)0x00000004) /* Write protection of page 4 to 5 */
#define OB_WRP_Pages6to7 ((uint32_t)0x00000008) /* Write protection of page 6 to 7 */
#define OB_WRP_Pages8to9 ((uint32_t)0x00000010) /* Write protection of page 8 to 9 */
#define OB_WRP_Pages10to11 ((uint32_t)0x00000020) /* Write protection of page 10 to 11 */
#define OB_WRP_Pages12to13 ((uint32_t)0x00000040) /* Write protection of page 12 to 13 */
#define OB_WRP_Pages14to15 ((uint32_t)0x00000080) /* Write protection of page 14 to 15 */
#define OB_WRP_Pages16to17 ((uint32_t)0x00000100) /* Write protection of page 16 to 17 */
#define OB_WRP_Pages18to19 ((uint32_t)0x00000200) /* Write protection of page 18 to 19 */
#define OB_WRP_Pages20to21 ((uint32_t)0x00000400) /* Write protection of page 20 to 21 */
#define OB_WRP_Pages22to23 ((uint32_t)0x00000800) /* Write protection of page 22 to 23 */
#define OB_WRP_Pages24to25 ((uint32_t)0x00001000) /* Write protection of page 24 to 25 */
#define OB_WRP_Pages26to27 ((uint32_t)0x00002000) /* Write protection of page 26 to 27 */
#define OB_WRP_Pages28to29 ((uint32_t)0x00004000) /* Write protection of page 28 to 29 */
#define OB_WRP_Pages30to31 ((uint32_t)0x00008000) /* Write protection of page 30 to 31 */
#define OB_WRP_Pages32to33 ((uint32_t)0x00010000) /* Write protection of page 32 to 33 */
#define OB_WRP_Pages34to35 ((uint32_t)0x00020000) /* Write protection of page 34 to 35 */
#define OB_WRP_Pages36to37 ((uint32_t)0x00040000) /* Write protection of page 36 to 37 */
#define OB_WRP_Pages38to39 ((uint32_t)0x00080000) /* Write protection of page 38 to 39 */
#define OB_WRP_Pages40to41 ((uint32_t)0x00100000) /* Write protection of page 40 to 41 */
#define OB_WRP_Pages42to43 ((uint32_t)0x00200000) /* Write protection of page 42 to 43 */
#define OB_WRP_Pages44to45 ((uint32_t)0x00400000) /* Write protection of page 44 to 45 */
#define OB_WRP_Pages46to47 ((uint32_t)0x00800000) /* Write protection of page 46 to 47 */
#define OB_WRP_Pages48to49 ((uint32_t)0x01000000) /* Write protection of page 48 to 49 */
#define OB_WRP_Pages50to51 ((uint32_t)0x02000000) /* Write protection of page 50 to 51 */
#define OB_WRP_Pages52to53 ((uint32_t)0x04000000) /* Write protection of page 52 to 53 */
#define OB_WRP_Pages54to55 ((uint32_t)0x08000000) /* Write protection of page 54 to 55 */
#define OB_WRP_Pages56to57 ((uint32_t)0x10000000) /* Write protection of page 56 to 57 */
#define OB_WRP_Pages58to59 ((uint32_t)0x20000000) /* Write protection of page 58 to 59 */
#define OB_WRP_Pages60to61 ((uint32_t)0x40000000) /* Write protection of page 60 to 61 */
#ifdef STM32F091
#define OB_WRP_Pages62to127 ((uint32_t)0x80000000) /* Write protection of page 62 to 127 */
#else
#define OB_WRP_Pages62to63 ((uint32_t)0x80000000) /* Write protection of page 62 to 63 */
#endif /* STM32F091 */
#define OB_WRP_AllPages ((uint32_t)0xFFFFFFFF) /*!< Write protection of all Sectors */
#define IS_OB_WRP(PAGE) (((PAGE) != 0x0000000))
#endif /* STM32F072 */
/**
* @}
*/
/** @defgroup FLASH_Option_Bytes_Read_Protection
* @{
*/
/**
* @brief FLASH_Read Protection Level
*/
#define OB_RDP_Level_0 ((uint8_t)0xAA)
#define OB_RDP_Level_1 ((uint8_t)0xBB)
/*#define OB_RDP_Level_2 ((uint8_t)0xCC)*/ /* Warning: When enabling read protection level 2
it's no more possible to go back to level 1 or 0 */
#define IS_OB_RDP(LEVEL) (((LEVEL) == OB_RDP_Level_0)||\
((LEVEL) == OB_RDP_Level_1))/*||\
((LEVEL) == OB_RDP_Level_2))*/
/**
* @}
*/
/** @defgroup FLASH_Option_Bytes_IWatchdog
* @{
*/
#define OB_IWDG_SW ((uint8_t)0x01) /*!< Software IWDG selected */
#define OB_IWDG_HW ((uint8_t)0x00) /*!< Hardware IWDG selected */
#define IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW))
/**
* @}
*/
/** @defgroup FLASH_Option_Bytes_nRST_STOP
* @{
*/
#define OB_STOP_NoRST ((uint8_t)0x02) /*!< No reset generated when entering in STOP */
#define OB_STOP_RST ((uint8_t)0x00) /*!< Reset generated when entering in STOP */
#define IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NoRST) || ((SOURCE) == OB_STOP_RST))
/**
* @}
*/
/** @defgroup FLASH_Option_Bytes_nRST_STDBY
* @{
*/
#define OB_STDBY_NoRST ((uint8_t)0x04) /*!< No reset generated when entering in STANDBY */
#define OB_STDBY_RST ((uint8_t)0x00) /*!< Reset generated when entering in STANDBY */
#define IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NoRST) || ((SOURCE) == OB_STDBY_RST))
/**
* @}
*/
/** @defgroup FLASH_Option_Bytes_BOOT1
* @{
*/
#define OB_BOOT1_RESET ((uint8_t)0x00) /*!< BOOT1 Reset */
#define OB_BOOT1_SET ((uint8_t)0x10) /*!< BOOT1 Set */
#define IS_OB_BOOT1(BOOT1) (((BOOT1) == OB_BOOT1_RESET) || ((BOOT1) == OB_BOOT1_SET))
/**
* @}
*/
/** @defgroup FLASH_Option_Bytes_BOOT0
* @{
*/
#define OB_BOOT0_RESET ((uint8_t)0x00) /*!< BOOT0 Reset */
#define OB_BOOT0_SET ((uint8_t)0x08) /*!< BOOT0 Set */
#define IS_OB_BOOT0(BOOT0) (((BOOT0) == OB_BOOT0_RESET) || ((BOOT0) == OB_BOOT0_SET))
/**
* @}
*/
/** @defgroup FLASH_Option_Bytes_BOOT0SW
* @{
*/
#define OB_BOOT0_SW ((uint8_t)0x00) /*!< BOOT0 pin disabled */
#define OB_BOOT0_HW ((uint8_t)0x80) /*!< BOOT0 pin bonded with GPIO */
#define IS_OB_BOOT0SW(BOOT0) (((BOOT0) == OB_BOOT0_SW) || ((BOOT0) == OB_BOOT0_HW))
/**
* @}
*/
/** @defgroup FLASH_Option_Bytes_VDDA_Analog_Monitoring
* @{
*/
#define OB_VDDA_ANALOG_ON ((uint8_t)0x20) /*!< Analog monitoring on VDDA Power source ON */
#define OB_VDDA_ANALOG_OFF ((uint8_t)0x00) /*!< Analog monitoring on VDDA Power source OFF */
#define IS_OB_VDDA_ANALOG(ANALOG) (((ANALOG) == OB_VDDA_ANALOG_ON) || ((ANALOG) == OB_VDDA_ANALOG_OFF))
/**
* @}
*/
/** @defgroup FLASH_Option_Bytes_SRAM_Parity_Enable
* @{
*/
#define OB_SRAM_PARITY_SET ((uint8_t)0x00) /*!< SRAM parity enable Set */
#define OB_SRAM_PARITY_RESET ((uint8_t)0x40) /*!< SRAM parity enable reset */
#define IS_OB_SRAM_PARITY(PARITY) (((PARITY) == OB_SRAM_PARITY_SET) || ((PARITY) == OB_SRAM_PARITY_RESET))
/**
* @}
*/
/** @defgroup FLASH_Flags
* @{
*/
#define FLASH_FLAG_BSY FLASH_SR_BSY /*!< FLASH Busy flag */
#define FLASH_FLAG_PGERR FLASH_SR_PGERR /*!< FLASH Programming error flag */
#define FLASH_FLAG_WRPERR FLASH_SR_WRPERR /*!< FLASH Write protected error flag */
#define FLASH_FLAG_EOP FLASH_SR_EOP /*!< FLASH End of Programming flag */
#define IS_FLASH_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFFFCB) == 0x00000000) && ((FLAG) != 0x00000000))
#define IS_FLASH_GET_FLAG(FLAG) (((FLAG) == FLASH_FLAG_BSY) || ((FLAG) == FLASH_FLAG_PGERR) || \
((FLAG) == FLASH_FLAG_WRPERR) || ((FLAG) == FLASH_FLAG_EOP))
/**
* @}
*/
/** @defgroup FLASH_Timeout_definition
* @{
*/
#define FLASH_ER_PRG_TIMEOUT ((uint32_t)0x000B0000)
/**
* @}
*/
/** @defgroup FLASH_Legacy
* @{
*/
#define FLASH_WRProt_Pages0to3 OB_WRP_Pages0to3
#define FLASH_WRProt_Pages4to7 OB_WRP_Pages4to7
#define FLASH_WRProt_Pages8to11 OB_WRP_Pages8to11
#define FLASH_WRProt_Pages12to15 OB_WRP_Pages12to15
#define FLASH_WRProt_Pages16to19 OB_WRP_Pages16to19
#define FLASH_WRProt_Pages20to23 OB_WRP_Pages20to23
#define FLASH_WRProt_Pages24to27 OB_WRP_Pages24to27
#define FLASH_WRProt_Pages28to31 OB_WRP_Pages28to31
#define FLASH_WRProt_Pages32to35 OB_WRP_Pages32to35
#define FLASH_WRProt_Pages36to39 OB_WRP_Pages36to39
#define FLASH_WRProt_Pages40to43 OB_WRP_Pages40to21
#define FLASH_WRProt_Pages44to47 OB_WRP_Pages44to23
#define FLASH_WRProt_Pages48to51 OB_WRP_Pages48to51
#define FLASH_WRProt_Pages52to55 OB_WRP_Pages52to55
#define FLASH_WRProt_Pages56to59 OB_WRP_Pages56to59
#define FLASH_WRProt_Pages60to63 OB_WRP_Pages60to63
#define FLASH_WRProt_AllPages OB_WRP_AllPages
/**
* @}
*/
/**
* @}
*/
/* Exported macro ------------------------------------------------------------*/
/* Exported functions ------------------------------------------------------- */
/**
* @brief FLASH memory functions that can be executed from FLASH.
*/
/* FLASH Interface configuration functions ************************************/
void FLASH_SetLatency(uint32_t FLASH_Latency);
void FLASH_PrefetchBufferCmd(FunctionalState NewState);
FlagStatus FLASH_GetPrefetchBufferStatus(void);
/* FLASH Memory Programming functions *****************************************/
void FLASH_Unlock(void);
void FLASH_Lock(void);
FLASH_Status FLASH_ErasePage(uint32_t Page_Address);
FLASH_Status FLASH_EraseAllPages(void);
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data);
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data);
/* FLASH Option Bytes Programming functions *****************************************/
void FLASH_OB_Unlock(void);
void FLASH_OB_Lock(void);
void FLASH_OB_Launch(void);
FLASH_Status FLASH_OB_Erase(void);
FLASH_Status FLASH_OB_EnableWRP(uint32_t OB_WRP);
FLASH_Status FLASH_OB_RDPConfig(uint8_t OB_RDP);
FLASH_Status FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY);
FLASH_Status FLASH_OB_BOOTConfig(uint8_t OB_BOOT1);
FLASH_Status FLASH_OB_BOOT0Config(uint8_t OB_BOOT0);
FLASH_Status FLASH_OB_BOOT0SWConfig(uint8_t OB_BOOT0SW);
FLASH_Status FLASH_OB_VDDAConfig(uint8_t OB_VDDA_ANALOG);
FLASH_Status FLASH_OB_SRAMParityConfig(uint8_t OB_SRAM_Parity);
FLASH_Status FLASH_OB_WriteUser(uint8_t OB_USER);
FLASH_Status FLASH_OB_ProgramData(uint32_t Address, uint8_t Data);
uint8_t FLASH_OB_GetUser(void);
uint32_t FLASH_OB_GetWRP(void);
FlagStatus FLASH_OB_GetRDP(void);
/* FLASH Interrupts and flags management functions **********************************/
void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState);
FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG);
void FLASH_ClearFlag(uint32_t FLASH_FLAG);
FLASH_Status FLASH_GetStatus(void);
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout);
/** @defgroup FLASH_Legacy
* @{
*/
#define FLASH_EraseOptionBytes FLASH_OB_Erase
#define FLASH_EnableWriteProtection FLASH_OB_EnableWRP
#define FLASH_UserOptionByteConfig FLASH_OB_UserConfig
#define FLASH_ProgramOptionByteData FLASH_OB_ProgramData
#define FLASH_GetUserOptionByte FLASH_OB_GetUser
#define FLASH_GetWriteProtectionOptionByte FLASH_OB_GetWRP
/**
* @}
*/
#ifdef __cplusplus
}
#endif
#endif /* __STM32F0XX_FLASH_H */
/**
* @}
*/
/**
* @}
*/
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|