Files
@ 81af28f44609
Branch filter:
Location: therm/libraries/STM32F0xx_CPAL_Driver/src/stm32f0xx_i2c_cpal_hal.c
81af28f44609
22.4 KiB
text/plain
Cleanup and includes fixes
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 | /**
******************************************************************************
* @file stm32f0xx_i2c_cpal_hal.c
* @author MCD Application Team
* @version V1.2.0
* @date 24-July-2014
* @brief This file provides all the CPAL_I2C_HAL (hardware Abstraction Layer)
* firmware functions.
******************************************************************************
* @attention
*
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
*
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
* You may not use this file except in compliance with the License.
* You may obtain a copy of the License at:
*
* http://www.st.com/software_license_agreement_liberty_v2
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*
******************************************************************************
*/
/* Includes ------------------------------------------------------------------*/
#include "stm32f0xx_i2c_cpal_hal.h"
/* Private typedef -----------------------------------------------------------*/
/* Private defines -----------------------------------------------------------*/
/* Private macro -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
/*========= Local Structures declaration =========*/
CPAL_InitTypeDef* I2C_DevStructures[CPAL_I2C_DEV_NUM] =
{
#ifdef CPAL_USE_I2C1
&I2C1_DevStructure,
#else
pNULL,
#endif
#ifdef CPAL_USE_I2C2
&I2C2_DevStructure,
#else
pNULL,
#endif
};
#ifdef CPAL_USE_I2C1
CPAL_InitTypeDef I2C1_DevStructure = { CPAL_I2C1, /* I2C1 device number */
CPAL_DIRECTION_TXRX, /* Transmitter and Receiver direction selected */
CPAL_MODE_MASTER, /* Mode Master selected */
#ifdef CPAL_I2C_DMA_PROGMODEL
CPAL_PROGMODEL_DMA, /* DMA Programming Model selected */
#else
CPAL_PROGMODEL_INTERRUPT, /* IT Programming Model selected */
#endif /* CPAL_I2C_DMA_PROGMODEL */
(CPAL_TransferTypeDef*) pNULL, /* Point pCPAL_TransferTx to a Null pointer */
(CPAL_TransferTypeDef*) pNULL, /* Point pCPAL_TransferRx to a Null pointer */
CPAL_STATE_DISABLED, /* Device Disabled */
CPAL_I2C_ERR_NONE, /* No Device Error */
((uint32_t)0x00000000), /* No Options selected */
((uint32_t)CPAL_I2C_TIMEOUT_DEFAULT),/* Set timeout value to CPAL_I2C_TIMEOUT_DEFAULT */
(I2C_InitTypeDef*) pNULL}; /* Point pCPAL_I2C_Struct to a Null pointer */
#endif /* CPAL_USE_I2C1 */
#ifdef CPAL_USE_I2C2
CPAL_InitTypeDef I2C2_DevStructure = { CPAL_I2C2, /* I2C2 device number */
CPAL_DIRECTION_TXRX, /* Transmitter and Receiver direction selected */
CPAL_MODE_MASTER, /* Mode Master selected */
#ifdef CPAL_I2C_DMA_PROGMODEL
CPAL_PROGMODEL_DMA, /* DMA Programming Model selected */
#else
CPAL_PROGMODEL_INTERRUPT, /* IT Programming Model selected */
#endif /* CPAL_I2C_DMA_PROGMODEL */
(CPAL_TransferTypeDef*) pNULL, /* Point pCPAL_TransferTx to a Null pointer */
(CPAL_TransferTypeDef*) pNULL, /* Point pCPAL_TransferRx to a Null pointer */
CPAL_STATE_DISABLED, /* Device Disabled */
CPAL_I2C_ERR_NONE, /* No Device Error */
((uint32_t)0x00000000), /* No Options selected */
((uint32_t)CPAL_I2C_TIMEOUT_DEFAULT),/* Set timeout value to CPAL_I2C_TIMEOUT_DEFAULT */
(I2C_InitTypeDef*) pNULL}; /* Point pCPAL_I2C_Struct to a Null pointer */
#endif /* CPAL_USE_I2C2 */
DMA_InitTypeDef CPAL_DMA_InitStructure;
I2C_TypeDef* CPAL_I2C_DEVICE[2] = {I2C1,I2C2};
const uint32_t CPAL_I2C_CLK[2] = {CPAL_I2C1_CLK,CPAL_I2C2_CLK};
const uint32_t CPAL_I2C_TXDR[2] = {CPAL_I2C1_TXDR,CPAL_I2C2_TXDR};
const uint32_t CPAL_I2C_RXDR[2] = {CPAL_I2C1_RXDR,CPAL_I2C2_RXDR};
const uint32_t CPAL_I2C_AF[2] = {CPAL_I2C1_AF,CPAL_I2C2_AF};
const GPIO_TypeDef* CPAL_I2C_SCL_GPIO_PORT[2] = {CPAL_I2C1_SCL_GPIO_PORT,CPAL_I2C2_SCL_GPIO_PORT};
const uint16_t CPAL_I2C_SCL_GPIO_PIN[2] = {CPAL_I2C1_SCL_GPIO_PIN,CPAL_I2C2_SCL_GPIO_PIN};
const uint32_t CPAL_I2C_SCL_GPIO_CLK[2] = {CPAL_I2C1_SCL_GPIO_CLK,CPAL_I2C2_SCL_GPIO_CLK};
const uint16_t CPAL_I2C_SCL_GPIO_PINSOURCE[2] = {CPAL_I2C1_SCL_GPIO_PINSOURCE,CPAL_I2C2_SCL_GPIO_PINSOURCE};
const GPIO_TypeDef* CPAL_I2C_SDA_GPIO_PORT[2] = {CPAL_I2C1_SDA_GPIO_PORT,CPAL_I2C2_SDA_GPIO_PORT};
const uint16_t CPAL_I2C_SDA_GPIO_PIN[2] = {CPAL_I2C1_SDA_GPIO_PIN,CPAL_I2C2_SDA_GPIO_PIN};
const uint32_t CPAL_I2C_SDA_GPIO_CLK[2] = {CPAL_I2C1_SDA_GPIO_CLK,CPAL_I2C2_SDA_GPIO_CLK};
const uint16_t CPAL_I2C_SDA_GPIO_PINSOURCE[2] = {CPAL_I2C1_SDA_GPIO_PINSOURCE,CPAL_I2C2_SDA_GPIO_PINSOURCE};
const uint32_t CPAL_I2C_DMA_CLK[2] = {CPAL_I2C1_DMA_CLK,CPAL_I2C2_DMA_CLK};
DMA_Channel_TypeDef* CPAL_I2C_DMA_TX_Channel[2] = {CPAL_I2C1_DMA_TX_Channel, CPAL_I2C2_DMA_TX_Channel};
DMA_Channel_TypeDef* CPAL_I2C_DMA_RX_Channel[2] = {CPAL_I2C1_DMA_RX_Channel, CPAL_I2C2_DMA_RX_Channel};
const IRQn_Type CPAL_I2C_DMA_IRQn[2] = {CPAL_I2C1_DMA_IRQn, CPAL_I2C2_DMA_IRQn};
const IRQn_Type CPAL_I2C_IT_IRQn[2] = {CPAL_I2C1_IT_IRQn, CPAL_I2C2_IT_IRQn};
const uint8_t I2C_IT_PRIO[2] = {I2C1_IT_PRIO, I2C2_IT_PRIO};
const uint8_t I2C_IT_DMA_PRIO[2] = {I2C1_IT_DMA_PRIO, I2C2_IT_DMA_PRIO};
DMA_TypeDef* CPAL_I2C_DMA[2] = {CPAL_I2C1_DMA,CPAL_I2C2_DMA};
const uint32_t CPAL_I2C_DMA_TX_TC_FLAG[2] = {CPAL_I2C1_DMA_TX_TC_FLAG, CPAL_I2C2_DMA_TX_TC_FLAG};
const uint32_t CPAL_I2C_DMA_TX_HT_FLAG[2] = {CPAL_I2C1_DMA_TX_HT_FLAG, CPAL_I2C2_DMA_TX_HT_FLAG};
const uint32_t CPAL_I2C_DMA_TX_TE_FLAG[2] = {CPAL_I2C1_DMA_TX_TE_FLAG, CPAL_I2C2_DMA_TX_TE_FLAG};
const uint32_t CPAL_I2C_DMA_RX_TC_FLAG[2] = {CPAL_I2C1_DMA_RX_TC_FLAG, CPAL_I2C2_DMA_RX_TC_FLAG};
const uint32_t CPAL_I2C_DMA_RX_HT_FLAG[2] = {CPAL_I2C1_DMA_RX_HT_FLAG, CPAL_I2C2_DMA_RX_HT_FLAG};
const uint32_t CPAL_I2C_DMA_RX_TE_FLAG[2] = {CPAL_I2C1_DMA_RX_TE_FLAG, CPAL_I2C2_DMA_RX_TE_FLAG};
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
/*================== CPAL_I2C_HAL_Config ==================*/
/**
* @brief Reset then enable the I2C device clock.
* @param Device : I2C Device instance.
* @retval None
*/
void CPAL_I2C_HAL_CLKInit(CPAL_DevTypeDef Device)
{
/* Reset I2Cx device clock in order to avoid non-cleared error flags */
__I2C_RCC_RESET(CPAL_I2C_CLK [Device]);
/* Enable I2Cx device clock */
__I2C_CLK_CMD(CPAL_I2C_CLK [Device], ENABLE);
}
/**
* @brief Reset then disable the I2C device clock.
* @param Device : I2C Device instance
* @retval None.
*/
void CPAL_I2C_HAL_CLKDeInit(CPAL_DevTypeDef Device)
{
/* Reset I2Cx device clock in order to avoid non-cleared error flags */
__I2C_RCC_RESET(CPAL_I2C_CLK[Device]);
/* Disable I2Cx device clock */
__I2C_CLK_CMD(CPAL_I2C_CLK[Device], DISABLE);
}
/**
* @brief Configure the IO pins used by the I2C device.
* @param Device : I2C Device instance.
* @retval None.
*/
void CPAL_I2C_HAL_GPIOInit(CPAL_DevTypeDef Device)
{
GPIO_InitTypeDef GPIO_InitStructure;
/* Enable I2Cx SCL and SDA Pin Clock */
__I2C_GPIO_CLK_CMD((CPAL_I2C_SCL_GPIO_CLK[Device] | CPAL_I2C_SDA_GPIO_CLK[Device]), ENABLE);
/* Connect PXx to I2C_SCL */
GPIO_PinAFConfig((GPIO_TypeDef*)CPAL_I2C_SCL_GPIO_PORT[Device],CPAL_I2C_SCL_GPIO_PINSOURCE[Device],CPAL_I2C_AF[Device]);
/* Connect PXx to I2C_SDA */
GPIO_PinAFConfig((GPIO_TypeDef*)CPAL_I2C_SDA_GPIO_PORT[Device],CPAL_I2C_SDA_GPIO_PINSOURCE[Device],CPAL_I2C_AF[Device]);
/* Set GPIO frequency to 50MHz */
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
/* Select Alternate function mode */
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
/* Select output Open Drain type */
GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
/* Disable internal Pull-up */
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
/* Initialize I2Cx SCL Pin */
GPIO_InitStructure.GPIO_Pin = CPAL_I2C_SCL_GPIO_PIN[Device];
GPIO_Init((GPIO_TypeDef*)CPAL_I2C_SCL_GPIO_PORT[Device], &GPIO_InitStructure);
/* Initialize I2Cx SDA Pin */
GPIO_InitStructure.GPIO_Pin = CPAL_I2C_SDA_GPIO_PIN[Device];
GPIO_Init((GPIO_TypeDef*)CPAL_I2C_SDA_GPIO_PORT[Device], &GPIO_InitStructure);
}
/**
* @brief Deinitialize the IO pins used by the I2C device
* (configured to their default state).
* @param Device : I2C Device instance.
* @retval None.
*/
void CPAL_I2C_HAL_GPIODeInit(CPAL_DevTypeDef Device)
{
GPIO_InitTypeDef GPIO_InitStructure;
/* Set GPIO frequency to 50MHz */
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
/* Select Input floating mode */
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
/* Select output Open Drain type */
GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
/* Disable internal Pull-up */
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
/* Deinitialize I2Cx SCL Pin */
GPIO_InitStructure.GPIO_Pin = CPAL_I2C_SCL_GPIO_PIN[Device];
GPIO_Init((GPIO_TypeDef*)CPAL_I2C_SCL_GPIO_PORT[Device], &GPIO_InitStructure);
/* Deinitialize I2Cx SDA Pin */
GPIO_InitStructure.GPIO_Pin = CPAL_I2C_SDA_GPIO_PIN[Device];
GPIO_Init((GPIO_TypeDef*)CPAL_I2C_SDA_GPIO_PORT[Device], &GPIO_InitStructure);
}
#ifdef CPAL_I2C_DMA_PROGMODEL
/**
* @brief Enable the DMA clock and initialize needed DMA Channels
* used by the I2C device.
* @param Device : I2C Device instance.
* @param Direction : Transfer direction.
* @param Options : Transfer Options.
* @retval None.
*/
void CPAL_I2C_HAL_DMAInit(CPAL_DevTypeDef Device, CPAL_DirectionTypeDef Direction, uint32_t Options)
{
/* Enable I2Cx DMA */
__DMA_CLK_CMD(CPAL_I2C_DMA_CLK[Device], ENABLE);
/* I2Cx Common Channel Configuration */
CPAL_DMA_InitStructure.DMA_BufferSize = 0xFFFF;
CPAL_DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
CPAL_DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
CPAL_DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte ;
CPAL_DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
CPAL_DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
CPAL_DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
CPAL_DMA_InitStructure.DMA_MemoryBaseAddr = 0;
CPAL_DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
/* If TX Direction (Transmission) selected */
if ((Direction & CPAL_DIRECTION_TX) != 0)
{
/* Select I2Cx TXDR Address register as DMA PeripheralBaseAddress */
CPAL_DMA_InitStructure.DMA_PeripheralBaseAddr = CPAL_I2C_TXDR [Device];
/* Select Memory to Peripheral transfer direction */
CPAL_DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
/* Initialize I2Cx DMA Tx Channel */
DMA_Init((DMA_Channel_TypeDef*)CPAL_I2C_DMA_TX_Channel[Device], &CPAL_DMA_InitStructure);
}
/* If RX Direction (Reception) selected */
if ((Direction & CPAL_DIRECTION_RX ) != 0)
{
/* Select I2Cx RXDR Address register as DMA PeripheralBaseAddress */
CPAL_DMA_InitStructure.DMA_PeripheralBaseAddr = CPAL_I2C_RXDR [Device];
/* Select Peripheral to Memory transfer direction */
CPAL_DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
/* Initialize I2Cx DMA Rx Channel */
DMA_Init((DMA_Channel_TypeDef*)CPAL_I2C_DMA_RX_Channel[Device], &CPAL_DMA_InitStructure);
}
}
/**
* @brief Configure the DMA channel specific for TX transfer.
* @param Device : I2C Device instance.
* @param TXferStruct : DMA TX Transfer Parameters.
* @param Options : Transfer Options.
* @retval None.
*/
void CPAL_I2C_HAL_DMATXConfig(CPAL_DevTypeDef Device, CPAL_TransferTypeDef* TxXferStruct, uint32_t Options )
{
/* Set Memory Base Address */
CPAL_DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)(TxXferStruct->pbBuffer);
/* Set number of data */
CPAL_DMA_InitStructure.DMA_BufferSize = TxXferStruct->wNumData;
/* Select I2Cx TXDR Address register as DMA PeripheralBaseAddress */
CPAL_DMA_InitStructure.DMA_PeripheralBaseAddr = CPAL_I2C_TXDR [Device];
/* If TX DMA Circular Mode Option Bit Selected */
if ((Options & CPAL_OPT_DMATX_CIRCULAR) != 0)
{
/* Select DMA Circular Mode */
CPAL_DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
}
/* If TX DMA Circular Mode Option Bit not selected */
else
{
/* Select DMA Normal Mode */
CPAL_DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
}
/* Select Peripheral to Memory transfer direction */
CPAL_DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
/* Initialize I2Cx DMA Tx Channel */
DMA_Init((DMA_Channel_TypeDef*)CPAL_I2C_DMA_TX_Channel[Device], &CPAL_DMA_InitStructure);
}
/**
* @brief Configure the DMA channel specific for RX transfer.
* @param Device : I2C Device instance.
* @param RXferStruct : DMA RX Transfer Parameters.
* @param Options : Transfer Options.
* @retval None.
*/
void CPAL_I2C_HAL_DMARXConfig(CPAL_DevTypeDef Device, CPAL_TransferTypeDef* RxXferStruct, uint32_t Options )
{
/* Set Memory Base Address */
CPAL_DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)(RxXferStruct->pbBuffer);
/* Set number of data */
CPAL_DMA_InitStructure.DMA_BufferSize = RxXferStruct->wNumData;
/* Select I2Cx RXDR Address register as DMA PeripheralBaseAddress */
CPAL_DMA_InitStructure.DMA_PeripheralBaseAddr = CPAL_I2C_RXDR [Device];
/* If RX DMA Circular Mode Option Bit Selected */
if ((Options & CPAL_OPT_DMARX_CIRCULAR) != 0)
{
/* Select DMA Circular Mode */
CPAL_DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
}
/* If RX DMA Circular Mode Option Bit not selected */
else
{
/* Select DMA Normal Mode */
CPAL_DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
}
/* Select Peripheral to Memory transfer direction */
CPAL_DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
/* Initialize I2Cx DMA Rx Channel */
DMA_Init((DMA_Channel_TypeDef*)CPAL_I2C_DMA_RX_Channel[Device], &CPAL_DMA_InitStructure);
}
/**
* @brief Deinitialize the DMA channel used by I2C Device(configured to their default state).
* DMA clock is not disabled.
* @param Device : I2C Device instance.
* @param Direction : Transfer direction.
* @retval None.
*/
void CPAL_I2C_HAL_DMADeInit(CPAL_DevTypeDef Device, CPAL_DirectionTypeDef Direction)
{
/* If TX Direction (Transmission) selected */
if ((Direction & CPAL_DIRECTION_TX) != 0)
{
/* Deinitialize I2Cx DMA Tx Channel */
DMA_DeInit((DMA_Channel_TypeDef*)CPAL_I2C_DMA_TX_Channel[Device]);
}
/* If RX Direction (Reception) selected */
if ((Direction & CPAL_DIRECTION_RX) != 0)
{
/* Deinitialize I2Cx DMA Rx Channel */
DMA_DeInit((DMA_Channel_TypeDef*)CPAL_I2C_DMA_RX_Channel[Device]);
}
}
#endif /* CPAL_I2C_DMA_PROGMODEL */
/**
* @brief Configure NVIC and interrupts used by I2C Device according to
* enabled options
* @param Device : I2C Device instance.
* @param Options : I2C Transfer Options.
* @retval None.
*/
void CPAL_I2C_HAL_ITInit(CPAL_DevTypeDef Device, uint32_t Options)
{
NVIC_InitTypeDef NVIC_InitStructure;
/* Enable the IRQ channel */
NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
/* Configure NVIC for I2Cx Interrupt */
NVIC_InitStructure.NVIC_IRQChannel = CPAL_I2C_IT_IRQn [Device] ;
NVIC_InitStructure.NVIC_IRQChannelPriority = I2C_IT_PRIO[Device];
NVIC_Init(&NVIC_InitStructure);
/* If I2C ERR Interrupt Option Bit not selected */
if ((Options & CPAL_OPT_I2C_ERRIT_DISABLE) == 0)
{
/* Enable I2C Error Interrupts */
__CPAL_I2C_HAL_ENABLE_ERRIT(Device);
}
#ifdef CPAL_I2C_DMA_PROGMODEL
/* If one or more DMA Interrupt option Bits selected */
if (((Options & CPAL_OPT_I2C_DMA_TX_IT_MASK) != 0) || ((Options & CPAL_OPT_I2C_DMA_RX_IT_MASK) != 0))
{
/* Configure NVIC for DMA TX channel interrupt */
NVIC_InitStructure.NVIC_IRQChannel = CPAL_I2C_DMA_IRQn [Device];
NVIC_InitStructure.NVIC_IRQChannelPriority = I2C_IT_DMA_PRIO[Device];
NVIC_Init(&NVIC_InitStructure);
/* If DMA TX TC interrupt Option Bits Selected */
if ((Options & CPAL_OPT_DMATX_TCIT) != 0)
{
/* Enable DMA TX Channel TCIT */
__I2C_HAL_ENABLE_DMATX_TCIT(Device);
}
/* If DMA TX HT interrupt Option Bits Selected */
if ((Options & CPAL_OPT_DMATX_HTIT) != 0)
{
/* Enable DMA TX Channel HTIT */
__I2C_HAL_ENABLE_DMATX_HTIT(Device);
}
/* If DMA TX TE interrupt Option Bits Selected */
if ((Options & CPAL_OPT_DMATX_TEIT) != 0)
{
/* Enable DMA TX Channel TEIT */
__I2C_HAL_ENABLE_DMATX_TEIT(Device);
}
/* If DMA RX TC interrupt Option Bits Selected */
if ((Options & CPAL_OPT_DMARX_TCIT) != 0)
{
/* Enable DMA RX Channel TCIT */
__I2C_HAL_ENABLE_DMARX_TCIT(Device);
}
/* If DMA RX HT interrupt Option Bits Selected */
if ((Options & CPAL_OPT_DMARX_HTIT) != 0)
{
/* Enable DMA RX Channel HTIT */
__I2C_HAL_ENABLE_DMARX_HTIT(Device);
}
/* If DMA RX TE interrupt Option Bits Selected */
if ((Options & CPAL_OPT_DMARX_TEIT) != 0)
{
/* Enable DMA RX Channel TEIT */
__I2C_HAL_ENABLE_DMARX_TEIT(Device);
}
}
#endif /* CPAL_I2C_DMA_PROGMODEL */
}
/**
* @brief Deinitialize NVIC and interrupts used by I2C Device in
* the current Configuration.
* @param Device : I2C Device instance.
* @param Options : I2C Transfer Options.
* @retval None.
*/
void CPAL_I2C_HAL_ITDeInit(CPAL_DevTypeDef Device, uint32_t Options )
{
NVIC_InitTypeDef NVIC_InitStructure;
NVIC_InitStructure.NVIC_IRQChannelPriority = 0;
/* Disable the IRQ channel */
NVIC_InitStructure.NVIC_IRQChannelCmd = DISABLE;
/* Disable I2Cx EVT IRQn */
NVIC_InitStructure.NVIC_IRQChannel = CPAL_I2C_IT_IRQn [Device];
NVIC_Init(&NVIC_InitStructure);
#ifdef CPAL_I2C_DMA_PROGMODEL
/* If one or more DMA It option Bits selected */
if (((Options & CPAL_OPT_I2C_DMA_TX_IT_MASK) != 0) || ((Options & CPAL_OPT_I2C_DMA_RX_IT_MASK) != 0))
{
/* Disable I2Cx DMA TX IRQn */
NVIC_InitStructure.NVIC_IRQChannel = CPAL_I2C_DMA_IRQn [Device];
NVIC_Init(&NVIC_InitStructure);
}
#endif /* CPAL_I2C_DMA_PROGMODEL */
}
/*================== CPAL_I2C1_IRQhandler ==================*/
#ifdef CPAL_USE_I2C1
/**
* @brief This function handles I2C1 interrupt request.
* @param None.
* @retval CPAL_PASS.
*/
uint32_t I2C1_IRQHandler(void)
{
/* If interrupt sources is I2C event */
if ((__CPAL_I2C_HAL_GET_ERROR(0) != 0) && ((I2C1_DevStructure.wCPAL_Options & CPAL_OPT_I2C_ERRIT_DISABLE) == 0))
{
CPAL_LOG("\n\r\n\rLOG <I2C2_ER_IRQHandler> : I2C1 Device Error IT ");
/* Call the Common Error handler function */
return CPAL_I2C_ER_IRQHandler(&I2C1_DevStructure);
}
else
{
/* Call the Common Event handler function */
return CPAL_I2C_EV_IRQHandler(&I2C1_DevStructure);
}
}
#ifdef CPAL_I2C_DMA_PROGMODEL
/**
* @brief This function handles I2C1 DMA interrupt request.
* @param None.
* @retval CPAL_PASS.
*/
uint32_t CPAL_I2C1_DMA_IRQHandler(void)
{
/* If interrupt source is DMA RX */
if (__CPAL_I2C_HAL_GET_DMARX_IT(0) != 0)
{
/* Call the Common DMA RX handler function */
return CPAL_I2C_DMA_RX_IRQHandler(&I2C1_DevStructure);
}
else
{
/* Call the Common DMA TX handler function */
return CPAL_I2C_DMA_TX_IRQHandler(&I2C1_DevStructure);
}
}
#endif /* CPAL_I2C_DMA_PROGMODEL */
#endif /* CPAL_USE_I2C1 */
/*================== CPAL_I2C2_IRQhandler ==================*/
#ifdef CPAL_USE_I2C2
/**
* @brief This function handles I2C2 interrupt request.
* @param None.
* @retval CPAL_PASS.
*/
uint32_t I2C2_IRQHandler(void)
{
/* If interrupt sources is I2C event */
if ((__CPAL_I2C_HAL_GET_ERROR(1) != 0) && ((I2C2_DevStructure.wCPAL_Options & CPAL_OPT_I2C_ERRIT_DISABLE) == 0))
{
CPAL_LOG("\n\r\n\rLOG <I2C2_ER_IRQHandler> : I2C2 Device Error IT ");
/* Call the Common Error handler function */
return CPAL_I2C_ER_IRQHandler(&I2C2_DevStructure);
}
else
{
/* Call the Common Event handler function */
return CPAL_I2C_EV_IRQHandler(&I2C2_DevStructure);
}
}
#ifdef CPAL_I2C_DMA_PROGMODEL
/**
* @brief This function handles I2C2 DMA interrupt request.
* @param None.
* @retval CPAL_PASS.
*/
uint32_t CPAL_I2C2_DMA_IRQHandler(void)
{
/* If interrupt source is DMA RX */
if (__CPAL_I2C_HAL_GET_DMARX_IT(1) != 0)
{
/* Call the Common DMA RX handler function */
return CPAL_I2C_DMA_RX_IRQHandler(&I2C2_DevStructure);
}
else
{
/* Call the Common DMA TX handler function */
return CPAL_I2C_DMA_TX_IRQHandler(&I2C2_DevStructure);
}
}
#endif /* CPAL_I2C_DMA_PROGMODEL */
#endif /* CPAL_USE_I2C2 */
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|